

DX65B400 E-mode 650V,7A,400mΩ GaN HEMT

Contents

1. Features	2
2. Applications	2
3. Description	2
4. Absolute Maximum Ratings(Tc=25℃ unless otherwise specified)	3
5. Electrical Characteristics (Tc=25℃ unless otherwise specified)	3
5.1 Typical Performance – Static	3
5.2 Typical Performance – Dynamic	4
6. Package	5
7. Packing	6

1. Features

- 650 V enhancement mode power switch
- $R_{DS(on)} = 400m\Omega$
- $I_{DS(max)} = 7A$
- Easy gate drive requirements (0 V to 6 V)
- Very high switching frequency (> 10 MHz)
- Fast and controllable fall and rise times
- Zero reverse recovery loss



2. Applications

- Fast Battery Charging
- LED lighting drivers
- Power Factor Correction
- LLC Converters
- Wireless Power Transfer

Device Information

Part Number	Package	Packing
DX65B400	TO252	Tape 2.5k/reel

3. Description

DX65B400 is an enhancement mode GaN-on-silicon transistor. GaN is a wide band gap semiconductor with high power density. The gallium nitride transistor is characterized by no body diode, so the reverse recovery charge is zero.

4. Absolute Maximum Ratings($T_c=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit	Condition
Drain-Source voltage	V_{DS}	650	V	
Gate-source voltage	V_{GS}	-10 to 6	V	
Continuous drain current*	I_D	7	A	$T_c=25^{\circ}\text{C}$
		4	A	$T_c=125^{\circ}\text{C}$
Operation and storage temperature	T_j	-55 to 150	$^{\circ}\text{C}$	
	T_{stg}	-55 to 150	$^{\circ}\text{C}$	

5. Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise specified)

5.1 Typical Performance – Static


Parameter	Symbol	Values			Unit	Test condition
		Min.	Type.	Max.		
Drain source breakdown voltage	BV_{DS}	650	/	/	V	$V_{GS}=0V$, $I_D=20\mu A$
Total drain leakage current	I_{DSS}	/	0.3	10	μA	$V_{DS}=650V$, $V_{GS}=0V$, $T_j=25^{\circ}\text{C}$
		/	5	75	μA	$V_{DS}=650V$, $V_{GS}=0V$, $T_j=150^{\circ}\text{C}$
Gate-to-source current	I_{GS}	/	2	/	μA	$V_{DS}=0V$, $V_{GS}=6V$, $T_j=25^{\circ}\text{C}$
Static drain-source on-resistance	$R_{DS(ON)}$	/	350	400	m Ω	$V_{GS}=6V$, $I_D=3A$, $T_j=25^{\circ}\text{C}$
		/	650	/	m Ω	$V_{GS}=6V$, $I_D=3A$, $T_j=150^{\circ}\text{C}$
Gate threshold voltage	$V_{GS(th)}$	1.2	1.6	2.0	V	$V_{DS}=V_{GS}$, $I_D=3.5mA$

5.2 Typical Performance – Dynamic

Parameter	Symbol	Values			Unit	Test condition
		Min	Type	Max		
Input capacitance	C_{ISS}	/	32	/	pF	$V_{DS}=400V$, $V_{GS}=0V$, $f=1MHz$
Output capacitance	C_{OSS}	/	9	/	pF	
Reverse transfer capacitance	C_{RSS}	/	0.3	/	pF	
Output capacitance, energy related	$C_{OSS(er)}$	/	15	/	pF	$V_{DS}=0V$ to $400V, V_{GS}=0V$
Output capacitance time related	$C_{OSS(tr)}$	/	21	/	pF	
Total gate charge	Q_G	/	1.3	/	nC	$V_{DS}=400V$, $V_{GS}=0V$ to $6V$
Gate-drain charge	Q_{GD}	/	0.33	/	nC	
Gate-source charge	Q_{GS}	/	0.6	/	nC	
Gate Resistance	R_G	/	2.88	/	Ω	$f = f_{res}$, Open drain

6. Package

标注	尺寸	最小 (mm)	最大 (mm)	标注	尺寸	最小 (mm)	最大 (mm)
A		6.50	6.70	D1		1.40	1.60
A1		0.71	0.81	D2		0.81	0.91
A2		2.236	2.336	D3		0.05TYP	
A3		5.284	5.384	H		0.00	0.10
A4		0.75	0.85	R		0.40TYP	
B		6.00	6.20	θ 1		0° — 8°	
B1		9.80	10.10	θ 2		8.5° TYP4	
C		2.20	2.40	θ 3		25° TYP	
C1		0.967	1.087	θ 4		10° TYP2	
C2		0.498	0.518	θ 5		10° TYP	
D		0.70	0.90	θ 6		70° TYP	



7. Packing

ITEM	W	A ₀	B ₀	B ₁	B ₂	K ₀	K ₁	E	F	D ₁	D ₀	P ₀	P ₁	P ₂	t
MIN	16.30	6.80	10.40	2.15	7.50	2.50	0.65	1.65	7.45	—	—	3.90	7.90	1.90	0.20
NOM	16.00	6.90	10.50	2.20	7.55	2.60	0.70	1.75	7.50	1.50	1.50	4.00	8.00	2.00	0.25
MAX	15.90	7.00	10.60	2.25	7.60	2.70	0.75	1.85	7.55	1.60	1.60	4.10	8.10	2.10	0.30

